The Open UniversitySkip to content

Image lag optimisation in a 4T CMOS image sensor for the JANUS camera on ESA's JUICE mission to Jupiter

Lofthouse-Smith, D.-D.; Soman, M. R.; Allanwood, E. A. H.; Stefanov, K. D.; Holland, A. D.; Leese, M. and Turner, P. (2018). Image lag optimisation in a 4T CMOS image sensor for the JANUS camera on ESA's JUICE mission to Jupiter. In: SPIE Proceedings Vol. 10709: High Energy, Optical, and Infrared Detectors for Astronomy VIII (Holland, Andrew D. and Beletic, James eds.).

Full text available as:
PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
Download (577kB) | Preview
DOI (Digital Object Identifier) Link:
Google Scholar: Look up in Google Scholar


The CIS115, the imager selected for the JANUS camera on ESA’s JUICE mission to Jupiter, is a Four Transistor (4T) CMOS Image Sensor (CIS) fabricated in a 0.18 µm process. 4T CIS (like the CIS115) transfer photo generated charge collected in the pinned photodiode (PPD) to the sense node (SN) through the Transfer Gate (TG). These regions are held at different potentials and charge is transferred from the potential well under PPD to the potential well under the FD through a voltage pulse applied to the TG. Incomplete transfer of this charge can result in image lag, where signal in previous frames can manifest itself in subsequent frames, often appearing as ghosted images in successive readouts. This can seriously affect image quality in scientific instruments and must be minimised. This is important in the JANUS camera, where image quality is essential to help JUICE meet its scientific objectives. This paper presents two techniques to minimise image lag within the CIS115. An analysis of the optimal voltage for the transfer gate voltage is detailed where optimisation of this TG “ON” voltage has shown to minimise image lag in both an engineering model and gamma and proton irradiated devices. Secondly, a new readout method of the CIS115 is described, where following standard image integration, the PPD is biased to the reset voltage level (VRESET) through the transfer gate to empty charge on the PPD and has shown to reduce image lag in the CIS115.

Item Type: Conference or Workshop Item
Copyright Holders: 2018 Society of Photo-Optical Instrumentation Engineers (SPIE)
Extra Information: Conference Presentation
Academic Unit/School: Faculty of Science, Technology, Engineering and Mathematics (STEM) > Physical Sciences
Faculty of Science, Technology, Engineering and Mathematics (STEM)
Research Group: Centre for Electronic Imaging (CEI)
Item ID: 56276
Depositing User: Daniel-Dee Lofthouse-Smith
Date Deposited: 18 Sep 2018 07:18
Last Modified: 08 Dec 2018 02:20
Share this page:


Altmetrics from Altmetric

Citations from Dimensions

Download history for this item

These details should be considered as only a guide to the number of downloads performed manually. Algorithmic methods have been applied in an attempt to remove automated downloads from the displayed statistics but no guarantee can be made as to the accuracy of the figures.

Actions (login may be required)

Policies | Disclaimer

© The Open University   contact the OU