Optimal digital correlated double sampling for CCD signals

Journal Article

How to cite:


For guidance on citations see FAQs

© 2014 The Institution of Engineering and Technology
Version: Accepted Manuscript
Link(s) to article on publisher’s website:
http://dx.doi.org/doi:10.1049/el.2014.0759

Copyright and Moral Rights for the articles on this site are retained by the individual authors and/or other copyright owners. For more information on Open Research Online’s data policy on reuse of materials please consult the policies page.
Optimal digital correlated double sampling for CCD signals

K. D. Stefanov and N. J. Murray

The noise performance of digital correlated double sampling (DCDS) for readout of charge coupled devices (CCD) with dominant white noise is presented. The trade-offs between analogue and digital signal filtering and the impact on the sampling rate are investigated and numerically simulated for realistic systems. The results can be used to select the signal bandwidth, the settling accuracy and the ADC sampling rate for optimal DCDS noise performance.

Introduction: Digital correlated double sampling (Digital CDS, DCDS) is finding increasing use in high performance CCD camera systems, displacing traditional analogue techniques such as dual slope integration and clamp-and-sample. The main advantage of a DCDS system is the flexible configuration for different readout rates without component changes while maintaining sensor-limited noise performance. Its ability to suppress burst noise and electromagnetic interference by “blanking” of selected signal portions can also be valuable. In addition, sophisticated signal processing techniques for suppression of 1/f noise become possible.

The DCDS technique oversamples the CCD output signal in order to obtain and subtract the optical signal level from the reset level. This is essential for eliminating the reset noise, and allows further noise reduction by digital signal processing. It has been shown [1-2], that for white noise dominated systems the differential averaging, also known as the ideal dual slope integrator, is the optimal noise reduction method because it is a “matched filter” for CCD signals and results in the highest signal-to-noise ratio. In the digital domain the CDS is implemented by averaging sufficient number of samples of the signal and the reset levels, followed by their subtraction [3].

Noise analysis: The assumption of predominantly white noise is valid for the majority of CCD systems today. Modern CCDs, employing buried channel source follower output, show dominant white noise at reasonably fast readout rates; 1/f noise starts to become significant and lower speeds, usually below 100 kpix/s. A typical CCD output signal is shown in Fig. 1, and consists of nodes reset period with duration t_r, followed by the reset and the signal levels. The signal settles to its final value within the time t_set, determined by the time domain response of the system. The CCD signal is continuously sampled by an ADC, taking N samples during t_sig and ignoring the M samples during the settling time. The reset duration t_r is usually a small fraction of the clock period T and can be ignored for simplicity of the following analysis.

For white noise dominated system, the DCDS output signal is the difference between the averaged signal and the reset levels. The output signal y of this differential averager (DA) can be written as:

\[ y = \frac{1}{N} \sum_{i=0}^{N-1} (x[i] - x[i - N - M]) \]  

where x[i] is the i-th input signal sample. The corresponding z-transform is:

\[ Y(z) = X(z) \frac{1 - z^{-N-M}}{1 - z^{-1}} \frac{1 - z^{-N}}{1 - z^{-1}} \]  

(2)

The power transfer function is obtained from the z-transform in (3), where f is the frequency and t_s is the ADC sampling period.

\[ |H_{DA}(f)|^2 = \frac{4\sin^2(\pi f M t_s)[(N + M)\pi f t_s]}{(\pi f t_s)^2} \]  

(3)

A practical CCD system would normally have low pass frequency response determined by the bandwidth of the source follower and the following amplification stages, and a separate anti-alias (AA) filter may be included. Assuming single pole low pass response with a dominant time constant t_p, the system power transfer function becomes

\[ |H_{DA*(f)}|^2 = \frac{4\sin^2(\pi f M t_s)[(N + M)\pi f t_s]}{(\pi f t_s)^2[1 + (2\pi f t_s)^2]} \]  

(4)

When t_p \to 0, corresponding to infinite bandwidth, the settling time t_set and the number of samples M approach zero. If we let N \to \infty then (4) becomes the power transfer function of the ideal dual slope integrator [2,4]:

\[ |H_{DAI}(f)|^2 = \frac{\sin^4(\pi f t_{set})}{(\pi f t_{set})^2} \]  

(5)

The integration time t_{set} is the maximum available time, given by:

\[ t_{set} = N t_s = T/2 \]  

(6)

The output RMS noise of the ideal dual slope integrator V_{DS} can be found by integrating (5) for constant CCD white noise density \( e_{CCD} \) and substituting t_{set} from (6):

\[ V_{DS} = \left( \int_0^{1/2} e_{CCD}^2 |H_{DS}(f)|^2 df \right)^{1/2} = e_{CCD} \sqrt{2/\pi T} \]  

(7)

The expression (7) gives the lowest possible noise from a CDS processor. Other sources of noise, such as amplifier and ADC quantisation noise are assumed to be negligible, as should be the case in a well-designed system.

A real-world DA is characterised by t_p \geq 0 and finite number of samples N. Higher t_p increases the amount of analogue filtering at the expense of less digital filtering, as the number of samples N decreases due to the longer settling time. Similarly to (7), the output RMS noise of the differential averager can be calculated by integrating (4) numerically with the number of samples M and N determined from the following relationships:

\[ M = t_{set}/t_s \]  

(8)

\[ T = 2(N + M)t_s \]

For a single pole low pass response t_{set} can be determined from the dominant time constant and the settling error \( \varepsilon \):

\[ t_{set} = t_p \ln |\varepsilon| \]  

(9)

Using (4), (8) and (9) we can calculate the output RMS noise \( V_{DA*(f)} \) of the DA as a function of only 4 parameters: the signal bandwidth BW = 1/2πf_p, the settling error \( \varepsilon \), the CCD clock frequency \( f_c \) = 1/T and the ADC sampling frequency \( f_s = 1/t_s \). It is important to note that the noise performance of the differential averager can only approach the ideal dual slope integrator, therefore calculating the noise ratio \( N_R = V_{DAI}/V_{DS} \) provides a convenient figure of merit.

Results: Fig. 2 shows the calculated \( N_R \) for different settling errors as a function of the analogue bandwidth BW for a system with single pole low pass response, ideal AA filter and \( f_s = 100 \) MHz. The CCD clock frequency \( f_c \) is 1 MHz, which is a typical value for a wide range of applications. It can be seen that \( N_R \) falls to within 5% of the ideal at BW = 20 MHz and \( \varepsilon = 0.1 \% \), corresponding to N = 45 samples. Increasing the system bandwidth further brings only a small improvement, and at BW = 50 MHz the noise is 1.8% above the theoretical minimum.

The calculation of \( N_R \) can be used to select the optimal parameters for a DCDS system, given certain CCD clock frequency and settling error.
and can be an important design tool. In particular, the ADC sampling rate and the system bandwidth can have implications on the power consumption, the complexity and the cost of the system. In Fig. 3 the noise ratio is calculated for $F_s=40$ MHz. It can be seen that $NR$ is 5% from the optimum for $\varepsilon$=0.1% at $BW=16$ MHz and $N=18$ samples. In this case an identical noise performance is achieved at 2.5 times lower ADC sampling frequency and slightly lower analogue bandwidth, which could be beneficial for the system design. If the requirements on the settling accuracy are relaxed (leading to sizable, but correctable gain error), good noise performance can be achieved at even lower $BW$ and $F_s$. As a rule of thumb, $F_s$ has to be about 20 times larger than $F_c$ for $\varepsilon$=0.1% and 10 times larger for $\varepsilon$=1%, if the noise performance is to be within 10% of the theoretical minimum.

As expected, the insufficient stop-band attenuation of the single pole response causes additional noise due to aliasing. The lowest noise is achieved at the optimal system bandwidth of 9 MHz, however the noise is still 18% above ideal. For the two pole system without an additional AA filter the lowest noise is achieved in the bandwidth range between 7 MHz and 13 MHz. The noise is about 10% higher than ideal, and above 13 MHz begins to rise due to aliasing. This could be adequate for most applications and offers a good balance between noise performance and system complexity.

**Conclusion:** The noise performance of a DCDS system is analysed for a realistic system in terms of 4 parameters: signal bandwidth, settling accuracy, CCD clock and ADC sampling frequencies. When the noise is predominantly white and for large number of samples, the DCDS approaches the noise levels of the ideal dual slope integrator, which is the optimal signal processing method. Using numerical integration, the DCDS noise is calculated for few representative scenarios, highlighting the trade-offs in selecting the system parameters, and allowing optimisations to be made. It is shown that a system with two pole low pass system response could offer adequate noise performance in most situations while eliminating the expensive anti-alias filter.

K. D. Stefanov and N. J. Murray (Centre for Electronic Imaging, The Open University, Walton Hall, Milton Keynes, MK7 6AA, UK)

E-mail: Konstantin.Stefanov@open.ac.uk

**References**